An integrator's output swing reduction technique without deteriorating the SNR of a sigma-delta modulator is proposed. The structure uses input feed-forward signals and, for digital feed-forward, an additional extra quantizer. The swing of each integrator goes down by 85%. Moreover, the proposed structure reduces the influence of the harmonic distortion coming from the Op-Amp nonlinearity. Detailed analysis and various simulation results verify the operation of the method.
INTRODUCTION

Sigma-delta (
) modulator has been widely used for years to achieve high-resolution data conversion. More recently, the technique has been extended for low voltage and high-speed applications. Therefore, designers must optimize at the same time the output swing and the speed performances of the Op-Amp utilized in the modulators. Moreover, when harmonic distortion is important, the gain of the Op-Amp must be high and linear within the entire output dynamic range. When the architecture employs a multi-bit quantizer and multi-bit DAC, the SNR increases and the signals at the output of the Op-Amp become almost equal to the input. To verify this, consider the conventional second order modulator shown in Fig. 1 . Since the two blocks represent a sampled data integrator, the inputs of integrators, X 1 and X 2 in Fig. 1 , must be almost zero for getting a finite output. Therefore, the outputs of the Op-Amps are approximately the signal plus some quantization noise. For single-bit, the quantization noise is large; instead, for multi-bit, the quantization noise goes down and the outputs almost follow the input swing. The above described situation leads to two consequences; a) The dynamic range of the first Op-Amp must be as large as the input swing or, for single-bit modulators, it must be larger (1.7 times the reference voltage [1] ). b) The output of the Op-Amp must be linear over a large swing to ensure linear operation. This paper describes circuit solutions that overcome the above described limits. The proposed technique requires only limited additional hardware. We show that, for multi-bit architecture, the swing of OpAmps can decrease by 85% in the first integrator and 50% in the second integrator.
SIGNAL FEED-FORWARD
The observation made in the introduction helps us in understanding the proposed techniques: the global input to integrators is, at low frequency, a very small signal. By inspection of Fig. 1 , the output of the first Op-Amp and the feedback signal must be almost equal. We can reduce the first Op-Amp swing by using a feed-forward path that compensates for the feedback signal contribution. Fig. 2 shows how to achieve the result. We can state the following;
Where we assume that Y=z 1 X+(1 z 1 ) 2 E 1 . X and Y are input and output of the modulator and E 1 is the quantization error. Eq. (3) predicts for Y 1 a reduced contribution due to X because of the (1 z 1 ) term. The method corresponds to a feed-forward branch from input to the input of the second integrator. The switchedcapacitor (SC) implementation is straightforward and requires only an additional SC architecture. The additional path slightly modifies the transfer function. By inspection of the circuit, we obtain The additional term in the signal transfer function (STF) is negligible since it affects out-of-band frequencies. Moreover, the bracketed term in Eq. (4) can be compensated for in the digital domain. Fig. 3 shows the histogram of the first integrator swings. Without feed-forward, the swing is ±0.70V and ±0.61V for 3-bit and 4-bit, respectively. But with feed-forward and the f s /f in ratio of 94.16, the swing goes down to ±0.27V and ±0.15V for 3-bit and 4-bit quantizer, respectively.
SIGNAL FEED-FORWARD IN THE SECOND INTEGRATOR
The reduction of the swing in the second integrator is not as important as for the first one. The designer can scale down the dynamic range of the second Op-Amp by increasing the feed back capacitor in the integrator. The reference voltage of the quantizer must be reduced accordingly. However, having a signal at the Op-Amp output with small amplitude and noise-like can be beneficial for harmonic distortion [2] .
Here we study how to achieve the result using a feedforward in the analog or in the digital domain. Fig. 4 . (a) shows a modified second order modulator with a double feed-forward [3] . Simulation shows that the second integrator output swing decreases by 55% and 70% for 3-bits and 4-bits modulator, respectively while the benefit on the first integrator is kept unchanged. More importantly the signal is noise-like. Therefore, a 2% third harmonic distortion in the Op-Amp response leads to a reduction of the harmonic in the output spectrum from -72dB to -86 dB as shown in Fig. 5 . (b) Even in this case the signal response changes, we can immediately verify that
That gives a STF=1, i.e. no delay. The use of a feed-forward path in the analog domain can be a problematic. The required addition can be performed within the quantizer, for example, by using a capacitive charge sharing. This is possible for a small number of bit output. Otherwise the circuit complexity would be unacceptable.
DIGITAL FEED-FORWARD
A second possibility proposed here is to have the second feed-forward path moved in the digital domain. To achieve this, a quantized version of the input is required. The solution is shown in Fig. 6 . Disregarding the block K for a moment, observe that the additional quantization error, E 2 , enters the system. This error is not shaped and corrupts the output. The block K serves to overcome the problem. A linear analysis of the system in Fig. 6 leads to the following equation.
A suitable value of K cancels the contribution of E 2 . From Eq. 6, it results
Thus the additional block, K, and the unit delay eliminate the effect of the quantization noise, E 2 , and enable implementing the double feed-forward concept. 5% mismatch of a 2 is still acceptable without distortion.
SIMULATION RESULTS
Several simulations using MATLAB/Simulink ® [4] provide a quantitative comparison between a conventional modulator ( Fig. 1) and the proposed structure. Table 1 summarizes simulation parameters and Table 2 provides simulation results. In the simulations, a 1 =0.5 and a 2 =2. The terms '3-2' and '4-3' in the proposed structures designate the number of bit in the main quantizer and the extra quantizer, respectively. Table 2 shows that the proposed architecture has, for digital feed-forward, almost the same SNR as the conventional counterpart. Fig. 7 demonstrates the benefit for the output swing reduction; Another important assessment element concerns the total number of comparators required. Thanks to the swing reduction at the output of the integrator, the number of quantization level goes down. Therefore, the proposed structure needs some comparators for the extra quantizer, but it spares comparators in the main quantizer. Table 3 shows the results. Compared to the conventional, the proposed structure shows that we have compatible or, noticeably, less number of comparator for 3-2 bit and 4-3 bit, respectively. So, the penalty we have to pay is just the additional digital feed-forward circuitry. Fig. 8 shows the SNR vs. input signal amplitude. The small SNR difference is negligible and within the local fluctuation range.
As anticipated by Fig. 5 , all the simulations verify that the harmonic term goes below the noise floor. Therefore, the proposed structure is not sensitive to the nonlinearities of the Op-Amp.
CONCLUSION
A second order modulator which has a reduced output swing of each integrator and can reduce the effect of the harmonic distortion is presented. Using the feedforward input signal and the extra multi-bit quantizer permits to relieve the demanding Op-Amp requirements and to reduce the number of total comparator. It is shown that the proposed structure reduces a swing of each integrator up to 85 % compared to a conventional second order modulator and it suppresses the third harmonic distortion. This reduced swing makes a cascaded topology implementation easier. Increasing the number of bits of the extra quantizer can further reduce the swing of the integrator but the change complicates the circuit implementation and augments the power consumption. In conclusion, this proposed modulator alleviates the demanding performance of the amplifier and enables operating with low supply CMOS technologies.
